ABSTRACT: The paper describes power switching converters suitable for possible power supply distribution networks for the upgraded detectors at the High Luminosity LHC collider. The proposed topologies have been selected by considering their tolerance to the highly hostile environment where the converters will operate as well as their limited electromagnetic noise emission. The analysis focuses on the description of the power supplies for noble liquid calorimeters, such as the Atlas LAr calorimeters, though several outcomes of this research can be applied to other detectors of the future LHC experiments. Experimental results carried on demonstrators are provided.
Introduction
The electronics which will instrument experiments during the high luminosity phase at the Large Hadron Collider (LHC), will require a new power distribution scheme compared to the one used today. Power architecture integrating point of load converters deployed at the very heart of the experimental setup has been proposed to face these new requirements [1] [2] [3] [4] [5] [6] .
An isolated dc-dc resonant Main Converter (MC) supplies an intermediate "medium" voltage bus which distributes the voltage to the on-detector electronics. Point of Load (POL) converters are implemented on Front-end Boards (FEBs) for precise voltage adaptation and regulation as shown in figure 1 .
The design of these electronics equipment, which must cope with a hostile environment in terms of high radiation and a background magnetic field up to 2 Tesla, opens a severe tolerance issue for the integration technology.
The paper will describe suitable topologies for the MC and POL converters. It will discuss the criteria adopted in the selection of the circuits and describe their principle of operation. A set of experimental tests completes the static and dynamic characterization of the converters.
A Switch-In-Line-Converter (SILC) topology is proposed for the MC, while for the POL converters, high step-down ratio topologies operating at high frequency to increase the power capability of the distribution system and improve the transmission efficiency are suggested as an optimal solution.
Very high frequency POL configurations have been studied and prototyped to develop coreless conversion stages. In parallel, special magnetic material suited to operate in high stationary magnetic field has been identified and used to realize dedicated inductance which could be used for the final POLs to increase the current capabilities of the studied coreless solution. Extensive studies on commercial power MOSFETs, both for MC and POL converters, able to withstand the experimental high radiation field of interest in this paper, have been undertaken and some results and preliminary conclusion are presented. The adoption of special GaN power switches, with enhanced electrical parameters has been also investigated for POL design. A dedicated experimental set-up capable of measuring the switching characteristics of these devices will be presented. The GaN technology is also promising for the high radiation environment; however no tests have been performed yet on these devices.
An integral part of a reliable power architecture design is the thermal management of the power converters. Some results are shown in the fourth paragraph mostly for the main converter.
The switch in line power converter
A modular approach is adopted for the Main Converter (MC) to improve the overall reliability of the system and provide redundancy. The transient-resonant topology implemented is based upon a Switch-in-line-converter (SILC) and features multiple output, low switch voltage stress, softswitching operation, first order dynamic, decreasing the sensitivity of power devices to ionizing radiations, limiting the overall power losses and the generated electromagnetic noise (EMI) [7] [8] [9] . The galvanic isolation is guaranteed by a dedicated planar transformer designed in order to reduce the overall dimension and avoiding the overheating due to the iron losses. The use of non commercial magnetic material for the transformer core as well as the adoption of auxiliary winding in order to face the external magnetic field has been investigated.
A demonstrator of the single module has been developed: the main specifications of the main and auxiliary converters are reported in table 1 and 2. A full set of test has been performed in order to characterize the converter: figure 2 shows the schematic of the SILC topology and the realization of the 1500W planar transformer. Figure 3 and 4 report some experimental steady state waveforms and large signal response to a load step variation.
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Point of Load converters topology and power devices
The low voltages required to supply different loads in the electronic front-end cards, are usually provided by suitable non isolated Point of Load (POL) DC-DC converters. The simplest step-down topology employed for this task is the synchronous buck converter shown in figure 5 , that is characterized by a voltage conversion ratio M=Uo/Ug=D, where D is the converter duty-cycle. Thus, high step-down ratios, that would allows a higher distributed bus voltage value, call for a very low duty-cycle values, adversely affecting the converter performance. A different solution, based on a buck-derived topology, has been proposed in [10] [11] [12] (see figure 6 .a). Such Interleaved Buck with Voltage Divider (IBVD) converter, when operating with duty-cycle values lower than 0.5, features: high step-down ratios with reasonable duty-cycle values (M=D/2), reduced switch voltage stress (Uin/2), interleaved operation with automatic current sharing and output current ripple cancellation. Measurements done on a prototype whose specifications are listed in table 3 and built using standard discrete components, revealed good performance in terms of conversion efficiency, once it is compared with a single buck converter using the same power devices (see figure 6 .b). It is interesting to note that, being the converters aimed to be used in critical environments characterized by high levels of stationary magnetic field, air core inductors have been employed for the IBVD and the buck prototypes. Moreover, a quasi square wave operation has been adopted ( [13] ) so as to achieve zero voltage turn on of the upper switches S1 and S2 (the synchronous switches S3 and S4 always turn on with zero voltage). These preliminary efforts have been carried out in the direction of exploring suitable POL topologies to be used in different applications inside the ATLAS experiment (from pixel sensors to LAr calorimeters front-end cards, etc.) having, as a primary goal, high efficiency and the possibility to boost the intermediate bus voltage to allow for a higher distributed power with the same physical cables. However, the critical aspect, represented by the high radiation levels, was not specifically addressed, besides the test of standard silicon based power devices [12] . Enhancement-mode gallium-nitride (GaN) field effect transistors are gaining a considerable attention as replacement for silicon based power MOSFETs due to the superior properties of the base material in terms of electron mobility, breakdown voltage, thermal properties and last, but not least, radiation hardness. Thus, it becomes extremely interesting to explore the possibility of build- ing POL converters using these commercial power devices [14] [15] [16] . The much higher switching speed compared to similar Si-based MOSFETs, makes feasible the realization of high switching frequency synchronous buck converters with quite high step down ratios (see [14] ). The achievement of this goal requires a good knowledge of static and dynamic performance of these devices as well as of their reliability. Thus, the first part of our research activity was aimed to characterize the switching properties of these new devices, by building a suitable test circuit, whose scheme is shown in figure 7 .a. Here, great attention must be paid to the gate driver circuit in order to minimize its parasitic inductance. Moreover, a low inductive resistive shunt for measuring the device current during commutations was constructed around a SMA coaxial connector (see figure 7 .b). Preliminary results of switching waveforms for an EPC 1010 (200V, 12A) @V CC =100V are shown in figure 8 : figure 8 .a shows V GS , V DS and -I DS waveforms at turn on under zero current conditions, while figure 8.b is taken at turn off with I DS =1.5A. In both cases, the effect of the output parasitic capacitance of the schottky diode used for the freewheeling path (MBRB20200), is clearly visible. In fact, at the zero-current turn on, the measured peak current (roughly 1.2A neglecting high frequency oscillations) is due to this capacitance charge (I DS = C D dU DS dt ), which gives an estimated capacitance of 120pF (with the voltage rise interval is, once again, caused by the diode output capacitance discharge. As far as the switching speed is concerned, the U DS voltage transition from V CC to zero (10ns) and vice versa (roughly 30ns), is 2-3 times faster than comparable silicon based MOSFET.
Design considerations for thermal management
The reliability requirements for both power converter stages are strict: they must operate under nominal conditions with a MTBF of several years. Moreover, they must not influence the neighboring detectors, in terms of EMC and heating. For these reasons, the thermal design is crucial, especially for the main converter, which supplies 3 kW output power with stringent constraints on the water inlet and outlet temperatures (T inlet = 18 • C, T outlet 25 • C) and the maximum temperature rise of the external case (less than 1 • C). Dimensions of the sealed case and cooling system specifications were already described in [12] . Each of the 3 modules making up the main converter features several active and passive heating components, which may have individual heat-sink and/or water-cooled cold plate. This makes numerical thermal modeling a mandatory step in the design process [17] : Finite Element (FE) modeling, in particular, has been found to be a useful and efficient approach to the solution of such three-dimensional problems. In order to avoid an excessive growth of model complexity, simplified models of each heating component were built, tuned on the basis of more detailed models, and then used within the FE model of the whole converter [18, 19] . In particular, this procedure was applied to input power MOSFETs, output rectifier diodes, inductors, and the planar transformer. As an example, figure 9 shows the FE models for the output rectifier diodes. Once the power dissipated by each component is known, the FE model returns the thermal map of the whole converter, thus allowing to pin-point the hottest points of the system. This allowed the design of advanced solutions [20, 21] to improve the heat exchange between the components and the heat-sink.
In particular the final prototype features:
• input power MOSFETs mounted on IMS (Insulated Metal Substrate) board (see figure 10 .a);
• ISOTOP diode isolated package directly mounted on baseplate (see figure 10 .b);
• copper thermal layers for transformer core cooling;
• silicone gap filler for transformer windings cooling (see figure 10 .c).
A prototype of a single converter module was assembled and cooled by a forced-air heat-sink (in place of the water-cooled one). Thermal measurements were performed on the prototype by means of a FLIR A320G infrared (IR) camera. Figure 11 shows the comparison between thermal measurements and FE simulation results with the converter supplying 1.2 kW of output power, while table 4 compares measured and simulated temperatures of critical components. A global view of the assembled prototype is shown in figure 12 . Overview of the prototype with indication of its main parts.
Core materials for very high magnetic field environment
The use of POL converters directly installed on detectors requires them to work in a very high magnetic field environment. One possibility, as described earlier, is to substitute their ferrite inductors with coreless inductors. This solution has two drawbacks: the inductor dimension, which limits the output current to a few Amps, and the increased radiated noise.
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The other alternative is to replace the core material, normally ferrite, with some other material able to work in that particular environment without saturating.
In collaboration with an industrial partner specialized in the development of new composite materials for special applications (FN S.p.A. [22] ), we are studying and characterizing special materials for inductor cores.
Apart for the tolerance to magnetic fields > 1 T, these materials must show low coercive force, high immunity to radiation, and good performance at high switching frequencies.
The first chosen material is a Fe soft magnetic powder with 6-8% Si content. Due to the cold ductility of such a material, the metal injection molding process was difficult, and its optimization and tuning of parameters required a long time. Other necessary fabrication steps, like de-binding and sintering at high temperature, are still under development.
Some sample cores were produced and successfully tested under γ radiation up to 5 kGy [23] . Their full characterization in high B field is in progress.
Radiation tolerance tests
The power MOSFETs ability to safely operate in high radiation environment is strongly reduced by the Total Ionizing Dose (TID), the Dose Rate (DR) and by Single Event Effects (SEE).
TID causes both holes trapped in the oxide and the generation of interface traps at the oxidesilicon interface [24] [25] [26] . In n-channel MOSFETs under positive gate bias conditions, the energy bands bending causes the energies of the interface acceptors traps to fall below the Fermi level and to capture electrons. The charges trapped in the oxide and at the oxide-silicon interface induce threshold and breakdown voltages shifts [27] , furthermore, a reduction of the carrier channel mobility results from the Coulomb scattering between the electrons transported through the n-channel and the charged interface states.
On the other hand, the passage of a single high energy ionizing particle through the active volumes of the device is particularly dangerous and can induce a permanent damage of the silicon structure, Single Event Burnout (SEB) [28, 29] , and/or a localized gate oxide breakdown, Single Event Gate Rupture (SEGR) [30, 31] . The first failure event is related to an instability occurring in the parasitic BJT, inherent in the power MOSFET structure, due to a very high current density consequent to the ion strike. The SEGR can be related to the increase of the electric field across the oxide layer which temporarily overcomes the critical threshold for dielectric breaking.
Power MOSFETs are also subject to SEEs during protons and neutrons irradiations. Also for them catastrophic SEBs can occur, which are related to a spallation reaction induced by high energy particles impacts [32] . Because of them, heavy ions can be removed from the lattice and impact on the SEB sensitive area of the device [33] , thus inducing its failure. Usually, the study of power MOSFETs reliability in a high dose radiation environment is performed by irradiating the samples separately with γ-rays and neutrons/protons. Nevertheless during the ATLAS experiment lifetime the devices are subject to a combined effect. The results presented in this paper try to cover the lack of data available in the literature dealing with these aspects.
In order to study the effect of the TID on the SEE sensitivity of power MOSFETs, three families of n-channel power MOSFETs have been initially irradiated, at different total doses, with a C-type 30 1600, 3200, 5890, 9600 Figure 13 . The γ-rays irradiation set-up.
60 Co γ-rays source, and subsequently irradiated with high energy bromine ions able to stimulate failure mechanisms in the MOSFET structure. A decrease of the critical voltages at which destructive burnouts and gate ruptures appear has been detected in all devices previously irradiated with γ-rays: the amount of the critical voltage reduction is strictly related to the amount of the absorbed dose.
The tested devices belong to commercial 30V and 200V power MOSFETs families, each of one has been irradiated to four different γ-doses: 1600, 3200, 5890 and 9600Gy [Si] , as reported in table 5 .
Irradiation tests with a 60 Co γ-rays source have been performed at the ENEA Casaccia Research Center, Rome, Italy. The dose rate of 10Gy/h (about 0.28rad/s) has been used to reach, in a reasonable irradiation time, the maximum dose of 10kGy which is compatible with ATLAS specifications at future LHC luminosities. During the irradiation the drain and the source of the tested device have been grounded and V GS has been set to the 80% of the maximum nominal gate voltage, as reported in figure 13 . After the irradiation all the samples have been annealed for about 1week at a 100 • C temperature.
For each device, threshold voltage shift, breakdown voltage shift and oxide current leakage have been acquired at given measurement points at increasing doses up to 9.6kGy [Si] .
The gradual reductions of both threshold and breakdown voltage, at increasing doses are depicted in figure 14 .a and in figure 14 .b, respectively for the A-type family. The experimental results indicate that the fixed charges trapped in the oxide and at the oxide-silicon interface alter the promptness of the inversion layer build-up, and the monotonic decrease in the threshold voltage reported in figure 14 .a denotes a positive net trapped charge. The reduction of the breakdown voltage, observed in figure 14 .b, is consistent with the interpretation supplied in [27] , i.e. the positive charges trapped in the oxide modify the surface potential at the junction (body-drain) termination causing a reduction of the radius of curvature of the depletion region and then a decrease of the breakdown voltage. Subsequently, the same γ-irradiated devices have been irradiated in the Laboratori Nazionali del Sud, INFN, Italy, with 79 Br ions at 155 MeV. In order to investigate about the SEB/SEGR sensitivity of γ-irradiated samples in comparison with fresh ones, several non γ-irradiated samples for each MOSFET family have been tested too. The experimental circuit used during the heavy ions irradiation is sketched in figure 15 . The device is in the "off" state and biased at constant V DS and V GS voltages. During the exposure, drain and gate leakage currents are monitored in order to identify the values of V DS and V GS at which the gate and/or the drain structures become damaged. A detailed description of the experimental procedure is reported in [31] .
In figure 16 two typical drain current pulses recorded after bromine ion impacts are reported. The different shape, rise time and peak highlight, two well-distinct sensitive areas were the impact took place in two areas of the DUT having different sensitivity to the charge generation [33] .
All exposed devices have been subjected to SEB failure. In figure 17 a current pulse associated to a SEB (red curve) is compared with a typical pulse generated in the same bias test conditions.
In table 6 the bias voltages at which the SEB occurred are reported. As you can note, the increase of the absorbed dose causes a reduction of the critical bias condition at which the burnout appears. For the A-type devices, the critical bias decreases from 100V-110V with a 0Gy dose (non γ-irradiated device) to 40V-45V with a 9.6kGy dose. A further effect of the absorbed dose is a widening of the drain current pulses: in figure 18 , a comparison between the drain current pulses recorded during the bromine irradiation in the same V DS bias condition for the A-type devices with different absorbed dose, is reported. The interpretation of the above phenomena is unknown at the moment; it is object of finite element simulations and will be presented in a future work. For the time being we can conclude that γ-irradiation drastically increases the SEB sensitivity of power MOSFETs.
Moreover, the presented results highlight the importance of the selected topology for the MC converter which is able to reduce the voltage capability required to MOSFETs. In fact, in the SILC circuit the MOSFETs are in series providing a division of the input voltage between them. An increased breakdown rating can be used to compensate the electrical device degradation with ra- Figure 18 . The widening of the drain current pulses at increasing total dose. diation. The proper de-rating factor as well as the proper commercial family to be used must be better understood.
Other promising technologies, such as Silicon Carbide (SiC) MOSFETs and GaN devices will also be tested against radiation in the near future.
The selection of proper driving circuit represents a further key point to hold the switching performances when an ionization dose is accumulated and a significant leakage current is present.
All this considerations must be taken into account in the choice of devices to be used in power supplies of the ATLAS experiment.
Conclusions
The paper introduces a new approach to the power distribution for the future LHC experiments. The proposed solution has been focused on the power supplies for the Front-end boards for the ATLAS LAr calorimeters.
The topologies implemented for the Main Converter and the Point-of-Loads have been described and experimentally characterized.
Thermal analysis of power devices has been taken into consideration for proper engineering of the prototypes.
Selection of components and material is on-going. To cope with the standing magnetic field inside the detectors, novel high saturation magnetic materials have been studied.
Various power MOSFETs have been tested for total ionizing dose and single event effect tolerance. It has been shown that γ-irradiation drastically increases the SEB sensitivity of power MOSFETs and the choice of the devices to be used in power supplies for the ATLAS experiment should take into account this weakness.
The results collected so far, indicate that, with proper de-rating, commercial silicon power MOSFETs could withstand the ATLAS hostile environment, at least marginally for the calorimeters. Converters with rad-tolerant devices and improved performance are being designed and will be built based on the experience gained on the existing demonstrators.
However more device types need to be measured for radiation hardness before a final reliable solution can be built.
